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Production machine performance has large variability. On the UK
National Supercomputing Service, the time a job takes to complete can
vary by as much as 53%. Load imbalance and shared resource
contention are largely responsible, but we find that previous efforts to
model application/architecture performance do not typically take these
into account.
In this research we model and simulate network contention, which
allows us to explore the impact of multiple interacting jobs and
approaches to alleviate these effects, including network re-design and
communication-staging within applications. We show the utility of this
work on a variety of systems and interacting applications.
We are seeking to validate the congestion modeling against
representative systems and workloads. In addition we are exploring a
variety of congestion management techniques (at the application level)
and system changes (at the architectural level) to alleviate these issues
for future production systems.
We make use of the Structural Simulation Toolkit (SST V9.0.0) [1].
Models are developed by benchmarking key system components of our
target architectures, including the memory subsystem and the network
interconnect, using Stream, LMBench and the Intel MPI Benchmarks.
Applications are profiled with Caliper and we combine computation
and communication patterns in SST. All application/architecture
simulations are validated on quiet (unloaded) systems to ensure that
they are accurate.
In order to model and simulate the impact of multiple interacting jobs,
we build on techniques first developed in GPCNeT [2]. An example of
contending communication patterns from four simultaneously
executing applications can be found in Figure 1.
Figure 1: Contention induced by multiple applications communications patterns.
Figure 3 shows ternary plots which provide information on network
switch ports [3]. In these experiments four communication motifs (for
Sweep3D, a 2-D Halo Exchange, an All Reduce benchmark and a
congestion pattern generator) contend for the network with differing
congestion message sizes. The average time for the All Reduce
increases by 1.3 µs for the 64 K congestion messages compared to a
quiet system.
Table 1 shows the impact on the Active, Idle and Stalled states as the
contention messages are increased from 1 K to 64 K in size. All results
are generated by the SST simulator.
Figure 3: Ternary plots showing effect on network ports for 1 K (left) and 64 K (right) congestion message sizes; 
level 0 switch ports orange, level 1 switch ports green and level 2 switch ports blue
Active Idle Stalled
Switch 1 K 64 K 1 K 64 K 1 K 64 K
Level 2 86.11% 86.11% 11.11% 11.11% 2.78% 2.78%
Level 1 3.13% 0.56% 93.74% 95.24% 3.36% 4.41%
Level 0 37.68% 29.8% 57.67% 57.37% 5.73% 12.83%
Table 1: Percentage Time switch ports spent in the different states. 
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Much of our work has been conducted on Astra, a 1.5 PFLOP/s
supercomputer at Sandia National Laboratories. Astra is comprised of
5,184 Cavium ThunderX2 central processing units, each with 28
processing cores based on the Arm V8 64-bit core architecture, with a
Mellanox EDR tapered (2:1) fat tree interconnect. Figure 2
demonstrates the simulated bandwidth as congestion effects are
explored through the simulator.
Figure 2: Simulated Bandwidth with varying congestion size
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